Keyword : robust-fault-tolerant arithmetic circuit


Design of Robust-Fault-Tolerant Multiple-Valued Arithmetic Circuits and Their Evaluation
Takeshi KASUGA Michitaka KAMEYAMA Tatsuo HIGUCHI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1993/03/25
Vol. E76-C  No. 3 ; pp. 428-435
Type of Manuscript:  Special Section PAPER (Special Issue on Multiple-Valued Integrated Circuits)
Category: 
Keyword: 
robust-fault-tolerant arithmetic circuitbitonic sorter three-valued distributed codingsafetyscaler multiple-valued current-mode circuit
 Summary | Full Text:PDF(758.4KB)