|
|
Keyword : reconfigurable
|
|
|
|
Resource-Aware Multi-Layer Floorplanning for Partially Reconfigurable FPGAs Nan LIU
Song CHEN
Takeshi YOSHIMURA
|
Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2013/04/01
Vol. E96-C
No. 4
pp. 501-510
Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design—Architecture, Circuit, Device and Design Methodology)
Category: Keyword: resource-aware,
multi-layer floorlanning,
reconfigurable,
|
| |
Summary |
Full Text:PDF
(1.5MB)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Reconfigurable Variable Block Size Motion Estimation Architecture for Search Range Reduction Algorithm Yibo FAN
Takeshi IKENAGA
Satoshi GOTO
|
Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2008/04/01
Vol. E91-C
No. 4
pp. 440-448
Type of Manuscript: Special Section PAPER (Special Section on Advanced Technologies in Digital LSIs and Memories)
Category: Keyword: reconfigurable,
VBSME,
search range reduction,
H.264,
|
| |
Summary |
Full Text:PDF
(1.9MB)
|
|
|
|
|
|
A New Inductor-Less IP2 Enhancement Technique for CMOS Multi-Standard Mixer Mohammad B. VAHIDFAR
Omid SHOAEI
|
Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2007/06/01
Vol. E90-C
No. 6
pp. 1234-1240
Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies)
Category: Keyword: mixer,
CMOS,
multi-band,
multi-standard receiver,
IIP2,
reconfigurable,
GSM,
DCS,
PCS,
UMTS,
IEEE802.11 b-g,
|
| |
Summary |
Full Text:PDF
(545.4KB)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|