Keyword : qubit layout


Compaction of Topological Quantum Circuits by Modularization
Kota ASAI Shigeru YAMASHITA 
Publication:   
Publication Date: 2019/04/01
Vol. E102-A  No. 4 ; pp. 624-632
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
topological quantum computationqubit layoutcircuit optimizationsimulated annealing
 Summary | Full Text:PDF(2.1MB)