Keyword : design methodology for security hardware


Hierarchical Formal Verification Combining Algebraic Transformation with PPRM Expansion and Its Application to Masked Cryptographic Processors
Rei UENO Naofumi HOMMA Takafumi AOKI Sumio MORIOKA 
Publication:   
Publication Date: 2017/07/01
Vol. E100-A  No. 7 ; pp. 1396-1408
Type of Manuscript:  Special Section PAPER (Special Section on Design Methodologies for System on a Chip)
Category: 
Keyword: 
design methodology for security hardwareformal designcryptographic processorsGalois fieldarithmetic circuits
 Summary | Full Text:PDF(2.3MB)