Keyword : clock data recovery (CDR)


1.5–9.7-Gb/s Complete 4-PAM Serial Link Transceiver with a Wide Frequency Range CDR
Bongsub SONG Kyunghoon KIM Junan LEE Kwangsoo KIM Younglok KIM Jinwook BURM 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2013/08/01
Vol. E96-C  No. 8 ; pp. 1048-1053
Type of Manuscript:  PAPER
Category: Electronic Circuits
Keyword: 
high-speed integrated circuitspulse-amplitude modulation (PAM)serial-linkclock data recovery (CDR)
 Summary | Full Text:PDF(3.4MB)