Keyword : array processor


Design Optimization of VLSI Array Processor Architecture for Window Image Processing
Dongju LI Li JIANG Hiroaki KUNIEDA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1999/08/25
Vol. E82-A  No. 8 ; pp. 1475-1484
Type of Manuscript:  Special Section PAPER (Special Section on Digital Signal Processing)
Category: 
Keyword: 
image processingarray processorwindow operationsystolic array
 Summary | Full Text:PDF(1.3MB)

REMARC: Reconfigurable Multimedia Array Coprocessor
Takashi MIYAMORI Kunle OLUKOTUN 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 1999/02/25
Vol. E82-D  No. 2 ; pp. 389-397
Type of Manuscript:  PAPER
Category: Computer Hardware and Design
Keyword: 
computer architecturereconfigurable computerarray processormultimedia application
 Summary | Full Text:PDF(660.9KB)

A Hardware Architecture Design Methodology for Hidden Markov Model Based Recognition Systems Using Parallel Processing
Jun-ichi TAKAHASHI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1993/06/25
Vol. E76-A  No. 6 ; pp. 990-1000
Type of Manuscript:  PAPER
Category: Digital Signal Processing
Keyword: 
hidden markov modelspeech recognitioncorrective trainingparallel processingarray processorsystem design
 Summary | Full Text:PDF(787.5KB)