Keyword : addition algorithms


Systematic Interpretation of Redundant Arithmetic Adders in Binary and Multiple-Valued Logic
Naofumi HOMMA Takafumi AOKI Tatsuo HIGUCHI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2006/11/01
Vol. E89-C  No. 11 ; pp. 1645-1654
Type of Manuscript:  Special Section PAPER (Special Section on Novel Device Architectures and System Integration Technologies)
Category: 
Keyword: 
datapathsarithmetic circuitsaddition algorithmsnumber systemsmultiple-valued logic
 Summary | Full Text:PDF(856KB)