IEICE SEARCH SYSTEM

Keyword : MOS transistor

Statistical Analysis of Current Onset Voltage (COV) Distribution of Scaled MOSFETs Tomoko MIZUTANI Anil KUMAR Toshiro HIRAMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2013/05/01 Vol. E96-C No. 5 pp. 630-633 Type of Manuscript: BRIEF PAPER Category: Keyword: variability, MOS transistor, threshold voltage, DIBL, normal distribution, Gumbel distribution,
	Summary \| Full Text:PDF (2.2MB)

A Low-Power Write Driver for Hard Disk Drives Tatsuya KAWASHIMO Hiroki YAMASHITA Masayoshi YAGYU Fumio YUKI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/11/01 Vol. E89-C No. 11 pp. 1670-1673 Type of Manuscript: Special Section LETTER (Special Section on Novel Device Architectures and System Integration Technologies) Category: Keyword: write driver, preamplifier, MOS transistor, reflection cancellation,
	Summary \| Full Text:PDF (1.1MB)

A Technique to Reduce Power Consumption for a Linear Transconductor Fujihiko MATSUMOTO Isamu YAMAGUCHI Akira YACHIDATE Yasuaki NOGUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/06/01 Vol. E89-C No. 6 pp. 814-818 Type of Manuscript: Special Section LETTER (Special Section on Analog Circuit and Device Technologies) Category: Keyword: analog integrated circuits, MOS transistor, linear transconductor, low power technique,
	Summary \| Full Text:PDF (457KB)

A New Linear Transconductor Combining a Source Coupled Pair with a Transconductor Using Bias-Offset Technique Isamu YAMAGUCHI Fujihiko MATSUMOTO Makoto IZUMA Yasuaki NOGUCHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/02/01 Vol. E89-A No. 2 pp. 369-376 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: MOS transistor, linear transconductor, bias-offset technique, source-coupled pair, mobility degradation,
	Summary \| Full Text:PDF (1006.2KB)

Process and Device Technologies for Subhalf-Micron LSI Memory Katsuhiro TSUKAMOTO Hiroaki MORIMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/08/20 Vol. E77-C No. 8 pp. 1343-1350 Type of Manuscript: INVITED PAPER (Special Section on High Speed and High Density Multi Functional LSI Memories) Category: General Technology Keyword: LSI memory, lithography, etching, MOS transistor, dielectric material,
	Summary \| Full Text:PDF (629.3KB)

A Novel CMOS Structure with Polysilicon Source/Drain (PSD) Transistors by Self-Aligned Silicidation Masahiro SHIMIZU Takehisa YAMAGUCHI Masahide INUISHI Katsuhiro TSUKAMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1993/04/20 Vol. E76-C No. 4 pp. 532-540 Type of Manuscript: Special Section PAPER (Special Issue on Sub-Half Micron Si Device and Process Technologies) Category: Device Technology Keyword: MOS transistor, shallow junction, salicide, titanium,
	Summary \| Full Text:PDF (805.2KB)