IEICE TRANSACTIONS on Electronics

Archive Index

Online ISSN : 1745-1353
Volume E92-C No.4  (Publication Date:2009/04/01)
Previous | 
Next
Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era

pp.385-385  FOREWORD  Open Access Paper
FOREWORD
Tadayoshi ENOMOTO  
Summary | FreeFull Text:PDF(64.7KB)

pp.386-390  PAPER
A Conditional Isolation Technique for Low-Energy and High-Performance Wide Domino Gates
How-Rern LIN  Wei-Hao CHIU  Tsung-Yi WU  
Summary | Full Text:PDF (291.3KB) >>Buy this Article

pp.391-400  PAPER
CKVdd: A Clock-Controlled Self-Stabilized Voltage Technique for Reducing Dynamic Power in CMOS Digital Circuits
Ching-Hwa CHENG  Chin-Hsien WANG  
Summary | Full Text:PDF (1.3MB) >>Buy this Article

pp.401-408  PAPER
Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
Tsung-Yi WU  Liang-Ying LU  
Summary | Full Text:PDF (1.4MB) >>Buy this Article

pp.409-416  PAPER
Low-Dynamic-Power and Low-Leakage-Power Techniques for CMOS Square-Root Circuit
Tadayoshi ENOMOTO  Nobuaki KOBAYASHI  
Summary | Full Text:PDF (1.2MB) >>Buy this Article

pp.417-422  PAPER
Shared Write-Selection Transistor Cell and Leakage-Replication Read Scheme for Large Capacity MRAM Macros
Ryusuke NEBASHI  Noboru SAKIMURA  Tadahiko SUGIBAYASHI  Naoki KASAI  
Summary | Full Text:PDF (579.7KB) >>Buy this Article

pp.423-432  PAPER
A Dependable SRAM with 7T/14T Memory Cells
Hidehiro FUJIWARA  Shunsuke OKUMURA  Yusuke IGUCHI  Hiroki NOGUCHI  Hiroshi KAWAGUCHI  Masahiko YOSHIMOTO  
Summary | Full Text:PDF (1.5MB) >>Buy this Article

pp.433-443  PAPER
Reducing On-Chip DRAM Energy via Data Transfer Size Optimization
Takatsugu ONO  Koji INOUE  Kazuaki MURAKAMI  Kenji YOSHIDA  
Summary | Full Text:PDF (497.8KB) >>Buy this Article

pp.444-452  PAPER
Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design
Wenjian YU  Rui SHI  Chung-Kuan CHENG  
Summary | Full Text:PDF (965.2KB) >>Buy this Article

pp.453-459  PAPER
A Continuous-Adaptive DDRx Interface with Flexible Round-Trip-Time and Full Self Loop-Backed AC Test
Masaru HARAGUCHI  Tokuya OSAWA  Akira YAMAZAKI  Chikayoshi MORISHIMA  Toshinori MORIHARA  Yoshikazu MOROOKA  Yoshihiro OKUNO  Kazutami ARIMOTO  
Summary | Full Text:PDF (2.1MB) >>Buy this Article

pp.460-467  PAPER
Simultaneous Switching Noise Analysis for High-Speed Interface
Narimasa TAKAHASHI  Kenji KAGAWA  Yutaka HONDA  Yo TAKAHASHI  
Summary | Full Text:PDF (1.2MB) >>Buy this Article

pp.468-474  PAPER
An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
Yasumi NAKAMURA  Makoto TAKAMIYA  Takayasu SAKURAI  
Summary | Full Text:PDF (952KB) >>Buy this Article

pp.475-482  PAPER
Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations
Mitsuya FUKAZAWA  Masanori KURIMOTO  Rei AKIYAMA  Hidehiro TAKATA  Makoto NAGATA  
Summary | Full Text:PDF (1.6MB) >>Buy this Article

pp.483-491  PAPER
Enhancements of a Circuit-Level Timing Speculation Technique and Their Evaluations Using a Co-simulation Environment
Yuji KUNITAKE  Kazuhiro MIMA  Toshinori SATO  Hiroto YASUURA  
Summary | Full Text:PDF (820.5KB) >>Buy this Article

pp.492-499  PAPER
An Efficient Decoupling Capacitance Budgeting Methodology by Using Power-Capacitance Ratio
Susumu KOBAYASHI  Naoshi DOI  
Summary | Full Text:PDF (754.2KB) >>Buy this Article

pp.500-507  PAPER
An Efficient Algorithm for RTL Power Macro-Modeling and Library Building
Masaaki OHTSUKI  Masato KAWAI  Masahiro FUKUI  
Summary | Full Text:PDF (1.2MB) >>Buy this Article

pp.508-516  PAPER
Generalized Stochastic Collocation Method for Variation-Aware Capacitance Extraction of Interconnects Considering Arbitrary Random Probability
Hengliang ZHU  Xuan ZENG  Xu LUO  Wei CAI  
Summary | Full Text:PDF (331.9KB) >>Buy this Article

pp.517-521  LETTER
A Way Enabling Mechanism Based on the Branch Prediction Information for Low Power Instruction Cache
Gi-Ho PARK  Jung-Wook PARK  Hoi-Jin LEE  Gunok JUNG  Sung-Bae PARK  Shin-Dug KIM  
Summary | Full Text:PDF (515.6KB) >>Buy this Article

Regular Section

pp.522-531  PAPER-Microwaves, Millimeter-Waves
Transient Simulation of Voltage and Current Distributions within Transmission Lines
Panuwat DAN-KLANG  Ekachai LEELARASMEE  
Summary | Full Text:PDF (328.9KB) >>Buy this Article

pp.532-538  PAPER-Microwaves, Millimeter-Waves
Improvements in a Ferrite Core Permeability Dispersion Measurement Based on a Microstrip Line Method
Atsushi KURAMOTO  Tomohiko KANIE  Masato ADACHI  Masashi KATO  Yuichi NORO  Takashi TAKEO  
Summary | Full Text:PDF (1.1MB) >>Buy this Article

pp.539-549  PAPER-Electronic Circuits
Implementation of a Partially Reconfigurable Multi-Context FPGA Based on Asynchronous Architecture
Hasitha Muthumala WAIDYASOORIYA  Masanori HARIYAMA  Michitaka KAMEYAMA  
Summary | Full Text:PDF (1.8MB) >>Buy this Article

pp.550-557  PAPER-Electronic Circuits
Dual-Band CMOS Injection-Locked Frequency Divider with Variable Division Ratio
Sheng-Lyang JANG  Chih-Yeh LIN  Cheng-Chen LIU  Jhin-Fang HUANG  
Summary | Full Text:PDF (1MB) >>Buy this Article

pp.558-563  PAPER-Semiconductor Materials and Devices
Analytical and Numerical Study of the Impact of Halos on Surrounding-Gate MOSFETs
Zunchao LI  Ruizhi ZHANG  Feng LIANG  Zhiyong YANG  
Summary | Full Text:PDF (416.3KB) >>Buy this Article

pp.564-575  PAPER-Integrated Electronics
A 0.5 V Area-Efficient Transformer Folded-Cascode CMOS Low-Noise Amplifier
Takao KIHARA  Hae-Ju PARK  Isao TAKOBE  Fumiaki YAMASHITA  Toshimasa MATSUOKA  Kenji TANIGUCHI  
Summary | Full Text:PDF (1.4MB) >>Buy this Article

pp.576-586  PAPER-Integrated Electronics
FPGA Implementation of Highly Modular Fast Universal Discrete Transforms
Panan POTIPANTONG  Phaophak SIRISUK  Soontorn ORAINTARA  Apisak WORAPISHET  
Summary | Full Text:PDF (1020.7KB) >>Buy this Article

pp.587-588  LETTER-Electronic Circuits
A Fully On-Chip Gm-Opamp-RC Based Preamplifier for Electret Condenser Microphones
Huy-Binh LE  Seung-Tak RYU  Sang-Gug LEE  
Summary | Full Text:PDF (195.8KB) >>Buy this Article

pp.589-591  LETTER-Electronic Circuits
A Low-Jitter Area-Efficient LC-VCO Based Clock Generator in 0.13-µm CMOS
Joonhee LEE  Sungjun KIM  Sehyung JEON  Woojae LEE  SeongHwan CHO  
Summary | Full Text:PDF (297.7KB) >>Buy this Article

Previous | 
Next
go to Page Top