Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/12/01 Vol. E84-ANo. 12pp. 3116-3124 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: logic synthesis,
redundant wire,
alternative wire,
mandatory assignment,
layout synthesis,