Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Editorial Board & Reviewers
Open Access Papers
Trans. Commun.
Trans. Commun.(JPN Edition)
Link
Subscription
Join IEICE
Library/Nonmember
Pay Per View
A Fundamentals
B Communications
C Electronics
D Information & Systems
For Authors
IEICE Home Page
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Yoshinori SAKAMOTO
A 126 mm
2
4-Gb Multilevel AG-AND Flash Memory with Inversion-Layer-Bit-Line Technology
Hideaki KURATA
Satoshi NODA
Yoshitaka SASAGO
Kazuo OTSUGA
Tsuyoshi ARIGANE
Tetsufumi KAWAMURA
Takashi KOBAYASHI
Hitoshi KUME
Kazuki HOMMA
Teruhiko ITO
Yoshinori SAKAMOTO
Masahiro SHIMIZU
Yoshinori IKEDA
Osamu TSUCHIYA
Kazunori FURUSAWA
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2007/11/01
Vol.
E90-C
No.
11
pp.
2146-2156
Type of Manuscript:
PAPER
Category:
Integrated Electronics
Keyword:
flash memory
,
multilevel
,
inversion-layer-bit-line
,
AG-AND
,
Summary
|
Full Text:PDF
(2.3MB)