Author List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Editorial Board & Reviewers
Open Access Papers
Trans. Commun.
Trans. Commun.(JPN Edition)
Link
Subscription
Join IEICE
Library/Nonmember
Pay Per View
A Fundamentals
B Communications
C Electronics
D Information & Systems
For Authors
IEICE Home Page
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Tsunemasa HAYASHI
FLASH: Fast and Scalable Table-Lookup Engine Architecture for Telecommunications
Tsunemasa HAYASHI
Toshiaki MIYAZAKI
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
2002/10/01
Vol.
E85-D
No.
10
pp.
1636-1644
Type of Manuscript:
PAPER
Category:
Network
Keyword:
table-lookup
,
classification
,
best match
,
IP
,
CAM
,
programmable arbiter
,
Summary
|
Full Text:PDF
(410.3KB)
A Co-Evaluation of the Architectures and the CAD System for Speed-Oriented FPGAs
Tsunemasa HAYASHI
Atsushi TAKAHARA
Kennosuke FUKAMI
Publication:
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date:
1997/10/20
Vol.
E80-A
No.
10
pp.
1842-1852
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category:
Keyword:
FPGA
,
telecommunications
,
multiplexor-type logic cell
,
BDD-based technology mapping
,
clustered wiring structure
,
Summary
|
Full Text:PDF
(919.9KB)