IEICE SEARCH SYSTEM

Takayasu SAKURAI

EMI Camera LSI (EMcam) with On-Chip Loop Antenna Matrix to Measure EMI Noise Spectrum and Distribution Naoki MASUNAGA Koichi ISHIDA Takayasu SAKURAI Makoto TAKAMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2012/06/01 Vol. E95-C No. 6 pp. 1059-1066 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: electromagnetic interference, on-chip loop antenna, down-conversion, noise distribution,
	Summary \| Full Text:PDF (5.2MB)

A 315 MHz Power-Gated Ultra Low Power Transceiver in 40 nm CMOS for Wireless Sensor Network Lechang LIU Takayasu SAKURAI Makoto TAKAMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2012/06/01 Vol. E95-C No. 6 pp. 1035-1041 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: injection lock, power gating, low noise amplifier, ultra low power,
	Summary \| Full Text:PDF (2.4MB)

0.6 V Voltage Shifter and Clocked Comparator for Sampling Correlation-Based Impulse Radio UWB Receiver Lechang LIU Takayasu SAKURAI Makoto TAKAMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/06/01 Vol. E94-C No. 6 pp. 985-991 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: impulse radio ultra-wideband (IR-UWB), voltage shifter, clocked comparator, low voltage,
	Summary \| Full Text:PDF (2.1MB)

1 Gb/s, 50 µm 50 µm Pads on Board Wireless Connector Based on Track-and-Charge Scheme Allowing Contacted Signaling Katsuyuki IKEUCHI Hideki KUSAMITSU Mutsuo DAITO Gil-Su KIM Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/06/01 Vol. E94-C No. 6 pp. 992-998 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: capacitive coupling, proximity communication, wireless connectors,
	Summary \| Full Text:PDF (1.2MB)

Power Supply Voltage Dependence of Within-Die Delay Variation of Regular Manual Layout and Irregular Place-and-Route Layout Tadashi YASUFUKU Yasumi NAKAMURA Zhe PIAO Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/06/01 Vol. E94-C No. 6 pp. 1072-1075 Type of Manuscript: BRIEF PAPER Category: Keyword: within-die delay variation, design methodology, low voltage,
	Summary \| Full Text:PDF (919.5KB)

0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65 nm CMOS Yasuyuki OKUMA Koichi ISHIDA Yoshikatsu RYU Xin ZHANG Po-Hung CHEN Kazunori WATANABE Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/06/01 Vol. E94-C No. 6 pp. 938-944 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: low dropout regulator, digital control, low voltage,
	Summary \| Full Text:PDF (1.3MB)

A Variable Output Voltage Switched-Capacitor DC-DC Converter with Pulse Density and Width Modulation (PDWM) for 57% Ripple Reduction at Low Output Voltage Xin ZHANG Yu PU Koichi ISHIDA Yoshikatsu RYU Yasuyuki OKUMA Po-Hung CHEN Takayasu SAKURAI Makoto TAKAMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/06/01 Vol. E94-C No. 6 pp. 953-959 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: DC-DC converter, low ripple, low voltage, pulse density modulation, pulse width modulation, switched-capacitor,
	Summary \| Full Text:PDF (2MB)

0.18-V Input Charge Pump with Forward Body Bias to Startup Boost Converter for Energy Harvesting Applications Po-Hung CHEN Koichi ISHIDA Xin ZHANG Yasuyuki OKUMA Yoshikatsu RYU Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/04/01 Vol. E94-C No. 4 pp. 598-604 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: charge pumps, switched capacitor, startup, boost converter, low voltage,
	Summary \| Full Text:PDF (2MB)

A 1.76 mW, 100 Mbps Impulse Radio UWB Receiver with Multiple Sampling Correlators Eliminating Need for Phase Synchronization in 65-nm CMOS Lechang LIU Zhiwei ZHOU Takayasu SAKURAI Makoto TAKAMIYA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/06/01 Vol. E93-C No. 6 pp. 796-802 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: impulse radio ultra-wideband (IR-UWB), charge-domain sampling correlators, charge injection, variable threshold comparator, low power,
	Summary \| Full Text:PDF (1.4MB)

Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits Tadashi YASUFUKU Taro NIIYAMA Zhe PIAO Koichi ISHIDA Masami MURAKATA Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/03/01 Vol. E93-C No. 3 pp. 332-339 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: minimum operating voltage, subthreshold, logic, variations, body bias,
	Summary \| Full Text:PDF (1MB)

Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories Tadashi YASUFUKU Koichi ISHIDA Shinji MIYAMOTO Hiroto NAKAI Makoto TAKAMIYA Takayasu SAKURAI Ken TAKEUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2010/03/01 Vol. E93-C No. 3 pp. 317-323 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: SSD, boost converter, charge pump, inductor design, TSV's,
	Summary \| Full Text:PDF (1.3MB)

A 100 Mbps, 4.1 pJ/bit Threshold Detection-Based Impulse Radio UWB Transceiver in 90 nm CMOS Lechang LIU Yoshio MIYAMOTO Zhiwei ZHOU Kosuke SAKAIDA Jisun RYU Koichi ISHIDA Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/06/01 Vol. E92-C No. 6 pp. 769-776 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuits and Related SoC Integration Technologies) Category: Keyword: impulse radio ultra-wideband (IR-UWB), digital pulse-shaping, pulse discriminator, error-recovery phase-frequency detector,
	Summary \| Full Text:PDF (1008.8KB)

An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise Yasumi NAKAMURA Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/04/01 Vol. E92-C No. 4 pp. 468-474 Type of Manuscript: Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era) Category: Keyword: power integrity, power gating, wake-up, dynamic voltage and frequency scaling, noise canceller,
	Summary \| Full Text:PDF (950.5KB)

Closed-Form Expressions for Crosstalk Noise and Worst-Case Delay on Capacitively Coupled Distributed RC Lines Hiroshi KAWAGUCHI Danardono Dwi ANTONO Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/12/01 Vol. E90-A No. 12 pp. 2669-2681 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Physical Design Keyword: interconnection, crosstalk, coupled transmission lines, integrated circuit noise, delays,
	Summary \| Full Text:PDF (1013.3KB)

A Self-Alignment Row-by-Row Variable-V_DD Scheme Reducing 90% of Active-Leakage Power in SRAM's Fayez Robert SALIBA Hiroshi KAWAGUCHI Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/04/01 Vol. E90-C No. 4 pp. 743-748 Type of Manuscript: Special Section PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies) Category: Memory Keyword: active leakage, low power, SRAM,
	Summary \| Full Text:PDF (994.7KB)

Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link Kiichi NIITSU Noriyuki MIURA Mari INOUE Yoshihiro NAKAGAWA Masamoto TAGO Masayuki MIZUNO Takayasu SAKURAI Tadahiro KURODA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/04/01 Vol. E90-C No. 4 pp. 829-835 Type of Manuscript: Special Section PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies) Category: Analog and Communications Keyword: low power, daisy chain, inductive coupling, wide bandwidth,
	Summary \| Full Text:PDF (1.7MB)

An Outside-Rail Opamp Design Relaxing Low-Voltage Constraint on Future Scaled Transistors Koichi ISHIDA Atit TAMTRAKARN Hiroki ISHIKURO Makoto TAKAMIYA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/04/01 Vol. E90-C No. 4 pp. 786-792 Type of Manuscript: Special Section PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies) Category: Analog and Communications Keyword: outside-rail, opamp, scaling,
	Summary \| Full Text:PDF (760.6KB)

Simple Waveform Model of Inductive Interconnects by Delayed Quadratic Transfer Function with Application to Scaling Trend of Inductive Effects in VLSI's Danardono Dwi ANTONO Kenichi INAGAKI Hiroshi KAWAGUCHI Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-A No. 12 pp. 3569-3578 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Interconnect Keyword: on-chip interconnects, inductive effect, inductive index, overshoot, propagation delay,
	Summary \| Full Text:PDF (2.6MB)

Low-Power Low-Leakage FPGA Design Using Zigzag Power Gating, Dual-V_TH/V_DD and Micro-V_DD-Hopping Canh Quang TRAN Hiroshi KAWAGUCHI Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/03/01 Vol. E89-C No. 3 pp. 280-286 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design Technology in the Sub-100 nm Era) Category: Low Power Techniques Keyword: FPGA, low power, low leakage, V_DD hopping, Zigzag power-gating,
	Summary \| Full Text:PDF (953.5KB)

Trends of On-Chip Interconnects in Deep Sub-Micron VLSI Danardono Dwi ANTONO Kenichi INAGAKI Hiroshi KAWAGUCHI Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/03/01 Vol. E89-C No. 3 pp. 392-394 Type of Manuscript: Special Section LETTER (Special Section on VLSI Design Technology in the Sub-100 nm Era) Category: Interconnect Technique Keyword: on-chip interconnects, deep sub-micron, inductive effect, signal integrity,
	Summary \| Full Text:PDF (1.1MB)

A 1.2 Gbps Non-contact 3D-Stacked Inter-Chip Data Communications Technology Daisuke MIZOGUCHI Noriyuki MIURA Takayasu SAKURAI Tadahiro KURODA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/03/01 Vol. E89-C No. 3 pp. 320-326 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design Technology in the Sub-100 nm Era) Category: Interface and Interconnect Techniques Keyword: inductive coupling, wireless superconnect, 3D-stacked chips, low power, high bandwidth,
	Summary \| Full Text:PDF (905.4KB)

Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-V_DD SRAM's Kyeong-Sik MIN Kouichi KANDA Hiroshi KAWAGUCHI Kenichi INAGAKI Fayez Robert SALIBA Hoon-Dae CHOI Hyun-Young CHOI Daejeong KIM Dong Myong KIM Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2005/04/01 Vol. E88-C No. 4 pp. 760-767 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: low-voltage SRAM, low-power SRAM, row-by-row, low-leakage, leakage reduction technique, leakage suppression technique, subthreshold current,
	Summary \| Full Text:PDF (1.5MB)

Perspectives of Low-Power VLSI's Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/04/01 Vol. E87-C No. 4 pp. 429-436 Type of Manuscript: Special Section PAPER (Special Section on Low-Power System LSI, IP and Related Technologies) Category: INVITED Keyword: digital, memory, application, low power, VLSI, leakage,
	Summary \| Full Text:PDF (1.7MB)

A Controller LSI for Realizing V_DD-Hopping Scheme with Off-the-Shelf Processors and Its Application to MPEG4 System Hiroshi KAWAGUCHI Gang ZHANG Seongsoo LEE Youngsoo SHIN Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/02/01 Vol. E85-C No. 2 pp. 263-271 Type of Manuscript: Special Section PAPER (Special Issue on High-Performance and Low-Power Microprocessors) Category: Low-Power Technologies Keyword: low power, real-time embedded system, dynamic voltage scaling, application slicing, MPEG4,
	Summary \| Full Text:PDF (1.5MB)

Superconnect Technology Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/12/01 Vol. E84-C No. 12 pp. 1709-1716 Type of Manuscript: INVITED PAPER (Special Issue on Integrated Systems with New Concepts) Category: Keyword: system-on-a-chip, system-in-a-package, superconnect, RC delay, interconnect,
	Summary \| Full Text:PDF (1.4MB)

Variable Threshold-Voltage CMOS Technology Tadahiro KURODA Tetsuya FUJITA Fumitoshi HATORI Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/11/20 Vol. E83-C No. 11 pp. 1705-1715 Type of Manuscript: INVITED PAPER (Special Issue on Low-power LSIs and Technologies) Category: Keyword: low power CMOS design, low voltage, threshold voltage, substrate bias,
	Summary \| Full Text:PDF (1.8MB)

Future Directions of Media Processors Shunichi ISHIWATA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/05/20 Vol. E81-C No. 5 pp. 629-635 Type of Manuscript: INVITED PAPER (Special Issue on Multimedia, Network, and DRAM LSIs) Category: Multimedia Keyword: media processor, VLIW, multimedia extension, wide memory bandwidth, low power consumption,
	Summary \| Full Text:PDF (619.9KB)

Special and Embedded Memory Macrocells for Low-Cost and Low-Power in MPEG Environment Hiroyuki HARA Masataka MATSUI Goichi OTOMO Katsuhiro SETA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/06/20 Vol. E79-C No. 6 pp. 750-756 Type of Manuscript: Special Section PAPER (Special Issue on ULSI Memory Technology) Category: Static RAMs Keyword: MPEG2 decoder LSI, compression/decompression, orthogonal memory, embedded memory, on-chip memory testability,
	Summary \| Full Text:PDF (794.2KB)

Overview of Low-Power ULSI Circuit Techniques Tadahiro KURODA Takayasu SAKURAI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/04/20 Vol. E78-C No. 4 pp. 334-344 Type of Manuscript: INVITED PAPER (Special Issue on Low-Voltage, Low-Power Integrated Circuits) Category: Keyword: LSI, CMOS, low-power, low-voltage, power-delay product, energy-delay product, pass-transistor logic,
	Summary \| Full Text:PDF (942.7KB)

A 110-MHz/1-Mb Synchronous TagRAM Yasuo UNEKAWA Tsuguo KOBAYASHI Tsukasa SHIROTORI Yukihiro FUJIMOTO Takayoshi SHIMAZAWA Kazutaka NOGAMI Takehiko NAKAO Kazuhiro SAWADA Masataka MATSUI Takayasu SAKURAI Man Kit TANG William A. HUFFMAN
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/05/20 Vol. E77-C No. 5 pp. 733-740 Type of Manuscript: Special Section PAPER (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994)) Category: Keyword:
	Summary \| Full Text:PDF (745.1KB)