|
|
Takahiro NAGANO
|
|
|
|
Driving Source-Line Cell Architecture for Sub-1-V High-Speed Low-Power Applications Hiroyuki MIZUNO
Takahiro NAGANO
|
Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1996/07/20
Vol. E79-C
No. 7
pp. 963-968
Type of Manuscript: Special Section PAPER (Special Issue on the 1995 Symposium on VLSI Circuits (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.31, No.4 April 1996))
Category: Memory Keyword:
|
| |
Summary |
Full Text:PDF
(500.7KB)
|
|
|
|
|
|
|
|
|
|