Tadashi SHIBATA


An Ego-Motion Detection System Employing Directional-Edge-Based Motion Field Representations
Jia HAO Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2010/01/01
Vol. E93-D  No. 1  pp. 94-106
Type of Manuscript:  PAPER
Category: Pattern Recognition
Keyword: 
ego-motion detectiondirectional edge informationhistogram matchingmotion fieldtemplate matching
 Summary | Full Text:PDF(1.5MB)

FOREWORD
Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2008/09/01
Vol. E91-C  No. 9  pp. 1385-1385
Type of Manuscript:  FOREWORD
Category: 
Keyword: 
 Summary | Full Text:PDF(64KB)

Intelligent Signal Processing Based on a Psychologically-Inspired VLSI Brain Model
Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2002/03/01
Vol. E85-A  No. 3  pp. 600-609
Type of Manuscript:  INVITED PAPER (Special Section on the Trend of Digital Signal Processing and Its Future Direction)
Category: LSI/Signal Processors
Keyword: 
VLSIneuron MOSfloating-gate MOSimage recognitionvector quantizationpsychological brain model
 Summary | Full Text:PDF(3.4MB)

A Compact Memory-Merged Vector-Matching Circuitry for Neuron-MOS Associative Processor
Masahiro KONDA Tadashi SHIBATA Tadahiro OHMI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/09/25
Vol. E82-C  No. 9  pp. 1715-1721
Type of Manuscript:  Special Section PAPER (Special Issue on Integrated Electronics and New System Paradigms)
Category: Processors
Keyword: 
νMOSabsolute value of differenceManhattan distanceassociative processorboot-strap effect
 Summary | Full Text:PDF(1.4MB)

Fully-Parallel VLSI Implementation of Vector Quantization Processor Using Neuron-MOS Technology
Akira NAKADA Masahiro KONDA Tatsuo MORIMOTO Takemi YONEZAWA Tadashi SHIBATA Tadahiro OHMI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/09/25
Vol. E82-C  No. 9  pp. 1730-1738
Type of Manuscript:  Special Section PAPER (Special Issue on Integrated Electronics and New System Paradigms)
Category: Processors
Keyword: 
vector quantizationwinner-take-allneuron MOSimage compressionanalog LSI
 Summary | Full Text:PDF(1.4MB)

Automatic Defect Pattern Detection on LSI Wafers Using Image Processing Techniques
Kazuyuki MARUO Tadashi SHIBATA Takahiro YAMAGUCHI Masayoshi ICHIKAWA Tadahiro OHMI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/06/25
Vol. E82-C  No. 6  pp. 1003-1012
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
defect detectionimage processingimage recognitionHough transformwavelet transform
 Summary | Full Text:PDF(1.9MB)

Low Power Neuron-MOS Technology for High-Functionality Logic Gate Synthesis
Ho-Yup KWON Koji KOTANI Tadashi SHIBATA Tadahiro OHMI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1997/07/25
Vol. E80-C  No. 7  pp. 924-930
Type of Manuscript:  Special Section PAPER (Special Issue on New Concept Device and Novel Architecture LSIs)
Category: Novel Concept Devices
Keyword: 
neuron MOSdeep-thresholdlow powerfull addernumber detector
 Summary | Full Text:PDF(514.5KB)

Functionality Enhancement in Elemental Devices for Implementing Intelligence on Integrated Circuits
Tadahiro OHMI Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1997/07/25
Vol. E80-C  No. 7  pp. 841-848
Type of Manuscript:  INVITED PAPER (Special Issue on New Concept Device and Novel Architecture LSIs)
Category: 
Keyword: 
neuron MOSfour-terminal devicewinner take allassociate memoryfluxware
 Summary | Full Text:PDF(725.4KB)

Impact of High-Precision Processing on the Functional Enhancement of Neuron-MOS Integrated Circuits
Koji KOTANI Tadashi SHIBATA Tadahiro OHMI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1996/03/25
Vol. E79-C  No. 3  pp. 407-414
Type of Manuscript:  Special Section PAPER (Special Issue on Scientific ULSI Manufacturing Technology)
Category: Device Issues
Keyword: 
high-precision processingneuron-MOShigh-functionality circuitultra clean technologymultiple-valued logic
 Summary | Full Text:PDF(729.7KB)

The Concept of Four-Terminal Devices and Its Significance in the Implementation of Intelligent Integrated Circuits
Tadahiro OHMI Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1994/07/25
Vol. E77-C  No. 7  pp. 1032-1041
Type of Manuscript:  Special Section PAPER (Special Issue on Super Chip for Intelligent Integrated Systems)
Category: 
Keyword: 
four-terminal deviceneuron MOS transistorbinary-multiple-analog merged hardware algorithmsintelligent intetrated circuit
 Summary | Full Text:PDF(890.3KB)

Characterizing Film Quality and Electromigration Resistance of Giant-Grain Copper Interconnects
Takahisa NITTA Tadahiro OHMI Tsukasa HOSHI Toshiyuki TAKEWAKI Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1993/04/25
Vol. E76-C  No. 4  pp. 626-634
Type of Manuscript:  Special Section PAPER (Special Issue on Sub-Half Micron Si Device and Process Technologies)
Category: Process Technology
Keyword: 
copper interconnectsgiant-grainelectromigrationlow-kinetic-energy ion bombardment process
 Summary | Full Text:PDF(793KB)

Self-Aligned Aluminum-Gate MOSFET's Having Ultra-Shallow Junctions Formed by 450 Furnace Annealing
Koji KOTANI Tadahiro OHMI Satoshi SHIMONISHI Tomohiro MIGITA Hideki KOMORI Tadashi SHIBATA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1993/04/25
Vol. E76-C  No. 4  pp. 541-547
Type of Manuscript:  Special Section PAPER (Special Issue on Sub-Half Micron Si Device and Process Technologies)
Category: Device Technology
Keyword: 
aluminum gateself alignultraclean ion-implantation450 furnace annealing
 Summary | Full Text:PDF(602.6KB)

Neuron MOS Voltage-Mode Circuit Technology for Multiple-Valued Logic
Tadashi SHIBATA Tadahiro OHMI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1993/03/25
Vol. E76-C  No. 3  pp. 347-356
Type of Manuscript:  INVITED PAPER (Special Issue on Multiple-Valued Integrated Circuits)
Category: 
Keyword: 
neuron mos transistorfunctional devicevoltage mode computationmultiple-valued logicuniversal literal
 Summary | Full Text:PDF(962.7KB)