Min Sup KANG


An Extended Digital Fault Simulator for VLSI Circuits
Min Sup KANG  Hiroaki IWASHITA  Isao SHIRAKAWA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/10/20
Vol. E74-A  No. 10  pp. 3051-3056
Type of Manuscript: Special Section PAPER (Special Issue on JTC-CSCC '90)
Category: VLSI Design Technology
Keyword: 
  Summary |  Full Text:PDF (432.5KB)