Masahiko MOTOYAMA


VLSI-Oriented Input and Output Buffered Switch Architecture for High-Speed ATM Backbone Nodes
Yukio KAMATANI  Yoshihiro OHBA  Yoshimitsu SHIMOJO  Koutarou ISE  Masahiko MOTOYAMA  Toshitada SAITO 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 1996/05/20
Vol. E79-B  No. 5  pp. 647-657
Type of Manuscript: Special Section PAPER (Special Issue on High Speed Local Area Network)
Category: 
Keyword: 
ATMswitchnodehigh-speedbackboneflow controlinput bufferoutput buffershared buffermulticastQoSLSI
  Summary |  Full Text:PDF