IEICE SEARCH SYSTEM

Longxing SHI

A Data Prefetch and Reuse Strategy for Coarse-Grained Reconfigurable Architectures Wei GE Zhi QI Yue DU Lu MA Longxing SHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2013/03/01 Vol. E96-D No. 3 pp. 616-623 Type of Manuscript: PAPER Category: Computer System Keyword: coarse-grained reconfigurable architectures, data prefetch, data reuse,
	Summary \| Full Text:PDF (1.3MB)

Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip Hung K. NGUYEN Peng CAO Xue-Xiang WANG Jun YANG Longxing SHI Min ZHU Leibo LIU Shaojun WEI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2013/03/01 Vol. E96-D No. 3 pp. 601-615 Type of Manuscript: PAPER Category: Computer System Keyword: reconfigurable computing, reconfigurable multimedia system, REMUS-II, coarse-grained dynamically reconfigurable architecture, H.264/AVC encoder,
	Summary \| Full Text:PDF (1.8MB)

Handling Deafness Problem of Scheduled Multi-Channel Polling MACs Fulong JIANG Hao LIU Longxing SHI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2012/07/01 Vol. E95-B No. 7 pp. 2323-2329 Type of Manuscript: PAPER Category: Network Keyword: deafness problem, multi-channel, MAC, channel polling,
	Summary \| Full Text:PDF (1.3MB)

Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications Bo LIU Peng CAO Min ZHU Jun YANG Leibo LIU Shaojun WEI Longxing SHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/07/01 Vol. E95-D No. 7 pp. 1858-1871 Type of Manuscript: PAPER Category: Computer System Keyword: REMUS-II , coarse grain reconfigurable architecture, reconfiguration process, multimedia application,
	Summary \| Full Text:PDF (1.4MB)

Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications Xinning LIU Chen MEI Peng CAO Min ZHU Longxing SHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/02/01 Vol. E95-D No. 2 pp. 374-382 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Design Methodology Keyword: REMUS-II, coarse grain reconfigurable architecture, multimedia application, data flow optimization, H.264 HiP,
	Summary \| Full Text:PDF (1.9MB)

Fast AdaBoost-Based Face Detection System on a Dynamically Coarse Grain Reconfigurable Architecture Jian XIAO Jinguo ZHANG Min ZHU Jun YANG Longxing SHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/02/01 Vol. E95-D No. 2 pp. 392-402 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Application Keyword: face detection, CGRA, dynamically, REMUS-II, pre-fetch mechanism,
	Summary \| Full Text:PDF (1.3MB)

An 11.2-mW 5-GHz CMOS Frequency Synthesizer with Low Power Prescaler for Zigbee Application Xincun JI Fuqing HUANG Jianhui WU Longxing SHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/03/01 Vol. E94-C No. 3 pp. 375-378 Type of Manuscript: BRIEF PAPER Category: Electronic Circuits Keyword: CMOS, WSN, half-integer phase-switching prescaler, frequency synthesizer,
	Summary \| Full Text:PDF (643.7KB)

A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme Kai HUANG Zhikuang CAI Xin CHEN Longxing SHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/12/01 Vol. E92-C No. 12 pp. 1541-1544 Type of Manuscript: BRIEF PAPER Category: Integrated Electronics Keyword: ADDLL, fast-locking, IFSAR, harmonic free,
	Summary \| Full Text:PDF (398.4KB)

Integrated Current Sensing Technique Suitable for Step-Down Switch-Mode Power Converters Xiaojuan XIA Liang XIE Weifeng SUN Longxing SHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/10/01 Vol. E92-C No. 10 pp. 1299-1303 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: current sense, sense voltage, SMPC, on-chip,
	Summary \| Full Text:PDF (586.3KB)

Memory-Efficient and High-Performance Two-Dimensional Discrete Wavelet Transform Architecture Based on Decomposed Lifting Algorithm Peng CAO Chao WANG Longxing SHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/08/01 Vol. E92-A No. 8 pp. 2000-2008 Type of Manuscript: PAPER Category: Digital Signal Processing Keyword: discrete wavelet transform (DWT), decomposed lifting algorithm (DLA), line-based,
	Summary \| Full Text:PDF (987.6KB)