Kunihiko KOZARU


A 5.8 ns 256 kb SRAM with 0.4 µm Super-CMOS Process Technology
Kunihiko KOZARU  Atsushi KINOSHITA  Tomohisa WADA  Yutaka ARITA  Michihiro YAMADA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1997/04/20
Vol. E80-C  No. 4  pp. 566-572
Type of Manuscript: Special Section PAPER (Special Issue on Circuit Technologies for Memory and Analog LSIs)
Category: 
Keyword: 
super-CMOShigh-speed SRAMreference voltage generatorvoltage down converter
  Summary |  Full Text:PDF (584.3KB)