IEICE SEARCH SYSTEM

In-Cheol PARK

Efficient Pruning for Infinity-Norm Sphere Decoding Based on Schnorr-Euchner Enumeration Tae-Hwan KIM In-Cheol PARK
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2011/09/01 Vol. E94-B No. 9 pp. 2677-2680 Type of Manuscript: LETTER Category: Wireless Communication Technologies Keyword: multiple-input multiple-output, maximum-likelihood detection, sphere decoding, tree search, infinity norm,
	Summary \| Full Text:PDF (676KB)

Multiplier-less and Table-less Linear Approximation for Square-Related Functions In-Cheol PARK Tae-Hwan KIM
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/11/01 Vol. E93-D No. 11 pp. 2979-2988 Type of Manuscript: PAPER Category: Fundamentals of Information Systems Keyword: square, square-root, inverse square, inverse square-root, computer arithmetic, approximation, linear interpolation,
	Summary \| Full Text:PDF (782.1KB)

Long-Point FFT Processing Based on Twiddle Factor Table Reduction Ji-Hoon KIM In-Cheol PARK
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/11/01 Vol. E90-A No. 11 pp. 2526-2532 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: discrete Fourier transform (DFT), fast Fourier transform (FFT), low-power design, orthogonal frequency division multiplexing (OFDM), pipelined processing,
	Summary \| Full Text:PDF (354.8KB)

Parallel Decoding of Context-Based Adaptive Binary Arithmetic Codes Based on Most Probable Symbol Prediction Chung-Hyo KIM In-Cheol PARK
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2007/02/01 Vol. E90-D No. 2 pp. 609-612 Type of Manuscript: LETTER Category: Image Processing and Video Processing Keyword: video coding, arithmetic codes, prediction theory, entropy codes,
	Summary \| Full Text:PDF (582KB)

Low-Power Hybrid Turbo Decoding Based on Reverse Calculation Hye-Mi CHOI Ji-Hoon KIM In-Cheol PARK
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/03/01 Vol. E89-A No. 3 pp. 782-789 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: log-MAP algorithm, low-power design, Max-log-MAP algorithm, reverse calculation, turbo codes, turbo coding, turbo decoding,
	Summary \| Full Text:PDF (608.9KB)

A Low-Complexity Stopping Criterion for Iterative Turbo Decoding Dong-Soo LEE In-Cheol PARK
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2005/01/01 Vol. E88-B No. 1 pp. 399-401 Type of Manuscript: LETTER Category: Wireless Communication Technologies Keyword: iterative decoding, stopping criteria, turbo decoder,
	Summary \| Full Text:PDF (289.9KB)

An Area-Efficient and Fully Synthesizable Bluetooth Baseband Module for Wireless Communication Ik-Jae CHUN Bo-Gwan KIM In-Cheol PARK
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/01/01 Vol. E87-C No. 1 pp. 94-100 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: Bluetooth, baseband module, wireless communication, IP,
	Summary \| Full Text:PDF (700.1KB)

An Automatic Interface Insertion Scheme for In-System Verification of Algorithm Models in C Chang-Jae PARK Ando KI In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/12/01 Vol. E85-A No. 12 pp. 2645-2654 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High Level Synthesis Keyword: automatic interface insertion, in-system verification, source-to-source translation,
	Summary \| Full Text:PDF (1.1MB)

Loop and Address Code Optimization for Digital Signal Processors Jong-Yeol LEE In-Cheol PARK
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/06/01 Vol. E85-A No. 6 pp. 1408-1415 Type of Manuscript: LETTER Category: Digital Signal Processing Keyword: digital signal processor (DSP), compiler, code optimization,
	Summary \| Full Text:PDF (468.8KB)

Synthesis of Application-Specific Coprocessor for Core-Based ASIC Design Dae-Hyun LEE In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/02/01 Vol. E84-A No. 2 pp. 604-613 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: core-based design, hardware/software codesign, coprocessor,
	Summary \| Full Text:PDF (563.9KB)

CLASSIC: An O(n²)-Heuristic Algorithm for Microcode Bit Optimization Based on Incompleteness Relations Young-doo CHOI In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/05/20 Vol. E83-A No. 5 pp. 901-908 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: control memory, heuristic algorithm, instruction memory, microprogramming, minimization,
	Summary \| Full Text:PDF (684.3KB)

Improving Dictionary-Based Code Compression in VLIW Architectures Sang-Joon NAM In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/11/20 Vol. E82-A No. 11 pp. 2318-2324 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: code compression, VLIW architecture,
	Summary \| Full Text:PDF (1.7MB)

A New Single-Clock Flip-Flop for Half-Swing Clocking Young-Su KWON In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/11/20 Vol. E82-A No. 11 pp. 2521-2526 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: low power circuit, clocking power, half-swing clocking,
	Summary \| Full Text:PDF (975KB)

Path-Classified Trace Cache for Improving Hit Ratio in Wide-Issue Processors Jin-Hyuk YANG In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1999/10/20 Vol. E82-D No. 10 pp. 1338-1343 Type of Manuscript: PAPER Category: Computer Hardware and Design Keyword: superscalar, instruction fetch, trace cache,
	Summary \| Full Text:PDF (510.9KB)

A Hierarchical Circuit Clustering Algorithm with Stable Performance Seung-June KYOUNG Kwang-Su SEONG In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/09/20 Vol. E82-A No. 9 pp. 1987-1993 Type of Manuscript: LETTER Category: VLSI Design Technology and CAD Keyword: VLSI, CAD, partitioning, clustering,
	Summary \| Full Text:PDF (420.3KB)

Fast Precise Interrupt Handling without Associative Searching in Multiple Out-Of-Order Issue Processors Sang-Joon NAM In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1999/03/20 Vol. E82-D No. 3 pp. 645-653 Type of Manuscript: PAPER Category: Computer Hardware and Design Keyword: computer architecture, precise interrupt, multiple out-of-order issue processors,
	Summary \| Full Text:PDF (471.2KB)

SEWD: A Cache Architecture to Speed up the Misaligned Instruction Prefetch Joon-Seo YIM In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1997/07/20 Vol. E80-D No. 7 pp. 742-745 Type of Manuscript: LETTER Category: Computer Hardware and Design Keyword: cache, microprocessor, pipeline,
	Summary \| Full Text:PDF (304.6KB)

Hardware Accelerator for Outline Font Generation Gyu-Cheol HWANG In-Cheol PARK Yun-Tae LEE Tae-Hyung LEE Jong-Hong BAE Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1991/10/20 Vol. E74-A No. 10 pp. 3078-3082 Type of Manuscript: Special Section PAPER (Special Issue on JTC-CSCC '90) Category: VLSI Design Technology Keyword:
	Summary \| Full Text:PDF (472.1KB)