IEICE SEARCH SYSTEM

Hiroyuki TOMIYAMA

A Novel Framework for Effective Preemptive Hardware Multitasking on FPGAs Krzysztof JOZWIK Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/02/01 Vol. E95-D No. 2 pp. 345-353 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Design Methodology Keyword: dynamic partial reconfiguration, hardware multitasking,
	Summary \| Full Text:PDF (3.6MB)

Partitioning and Allocation of Scratch-Pad Memory for Energy Minimization of Priority-Based Preemptive Multi-Task Systems Hideki TAKASE Hiroyuki TOMIYAMA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2011/10/01 Vol. E94-A No. 10 pp. 1954-1964 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: scratch-pad memory, energy optimization, compiler, code allocation, multi-task systems,
	Summary \| Full Text:PDF (1.1MB)

Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design Yuki ANDO Seiya SHIBATA Shinya HONDA Hiroyuki TOMIYAMA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/12/01 Vol. E93-A No. 12 pp. 2509-2516 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: system-level design, hardware sharing, design space exploration, MPSoC,
	Summary \| Full Text:PDF (1.4MB)

Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems Tetsuo YOKOYAMA Gang ZENG Hiroyuki TOMIYAMA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/10/01 Vol. E93-D No. 10 pp. 2737-2746 Type of Manuscript: PAPER Category: Software System Keyword: battery-aware voltage scheduling, dynamic voltage scaling, low power, real-time systems,
	Summary \| Full Text:PDF (665.4KB)

Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism Yuko HARA Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/02/01 Vol. E93-A No. 2 pp. 488-499 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: behavioral synthesis, function-level partitioning, integer programming problem,
	Summary \| Full Text:PDF (543.3KB)

Effective Scheduling Algorithms for I/O Blocking with a Multi-Frame Task Model Shan DING Hiroyuki TOMIYAMA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2009/07/01 Vol. E92-D No. 7 pp. 1412-1420 Type of Manuscript: PAPER Category: System Programs Keyword: I/O blocking, multi-frame task model, schedulability analysis, laxity, genetic algorithm,
	Summary \| Full Text:PDF (432.5KB)

High-Level Synthesis of Software Function Calls Masanari NISHIMURA Nagisa ISHIURA Yoshiyuki ISHIMORI Hiroyuki KANBARA Hiroyuki TOMIYAMA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/12/01 Vol. E91-A No. 12 pp. 3556-3558 Type of Manuscript: Special Section LETTER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: high-level synthesis, CCAP, hardware/software co-design, C-based design,
	Summary \| Full Text:PDF (308.3KB)

An Effective GA-Based Scheduling Algorithm for FlexRay Systems Shan DING Hiroyuki TOMIYAMA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2008/08/01 Vol. E91-D No. 8 pp. 2115-2123 Type of Manuscript: PAPER Category: System Programs Keyword: real-time systems, distributed embedded systems, FlexRay, genetic algorithm,
	Summary \| Full Text:PDF (646.7KB)

Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis Yuko HARA Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA Katsuya ISHII
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/12/01 Vol. E90-A No. 12 pp. 2853-2862 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: behavioral synthesis, function-level partitioning, integer programming problem,
	Summary \| Full Text:PDF (348KB)

Function Call Optimization for Efficient Behavioral Synthesis Yuko HARA Hiroyuki TOMIYAMA Shinya HONDA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/09/01 Vol. E90-A No. 9 pp. 2032-2036 Type of Manuscript: LETTER Category: VLSI Design Technology and CAD Keyword: behavioral synthesis, function calls, integer programming problem,
	Summary \| Full Text:PDF (138.9KB)

An RTOS-Based Design and Validation Methodology for Embedded Systems Hiroyuki TOMIYAMA Shin-ichiro CHIKADA Shinya HONDA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2005/09/01 Vol. E88-D No. 9 pp. 2205-2208 Type of Manuscript: LETTER Category: System Programs Keyword: RTOS, cosimulation, embedded systems,
	Summary \| Full Text:PDF (206.9KB)

RTOS-Centric Cosimulator for Embedded System Design Shinya HONDA Takayuki WAKABAYASHI Hiroyuki TOMIYAMA Hiroaki TAKADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/12/01 Vol. E87-A No. 12 pp. 3030-3035 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: System Level Design Keyword: RTOS, cosimulation, embedded systems,
	Summary \| Full Text:PDF (264KB)

Impacts of Compiler Optimizations on Address Bus Energy: An Empirical Study Hiroyuki TOMIYAMA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/10/01 Vol. E87-A No. 10 pp. 2815-2820 Type of Manuscript: LETTER Category: VLSI Design Technology and CAD Keyword: compiler optimization, embedded systems, low energy, bus encoding,
	Summary \| Full Text:PDF (310.9KB)

ILP-Based Program Path Analysis for Bounding Worst-Case Inter-Task Cache Conflicts Hiroyuki TOMIYAMA Nikil DUTT
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2004/06/01 Vol. E87-D No. 6 pp. 1582-1587 Type of Manuscript: LETTER Category: System Programs Keyword: cache-related preemption delay, real-time systems, embedded software, program path analysis,
	Summary \| Full Text:PDF (173.1KB)

Memory Data Organization for Low-Energy Address Buses Hiroyuki TOMIYAMA Hiroaki TAKADA Nikil D. DUTT
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/04/01 Vol. E87-C No. 4 pp. 606-612 Type of Manuscript: Special Section PAPER (Special Section on Low-Power System LSI, IP and Related Technologies) Category: Keyword: compilers, embedded processors, memory data organization, low energy, bus encoding,
	Summary \| Full Text:PDF (312.3KB)

Language and Compiler for Optimizing Datapath Widths of Embedded Systems Akihiko INOUE Hiroyuki TOMIYAMA Takanori OKUMA Hiroyuki KANBARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2595-2604 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Co-design Keyword: embedded system design, hardware/software codesign, retargetable compiler,
	Summary \| Full Text:PDF (903.3KB)

Module Selection Using Manufacturing Information Hiroyuki TOMIYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2576-2584 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-level Synthesis Keyword: high-level synthesis, module selection, manufacturability, yield,
	Summary \| Full Text:PDF (799.7KB)

Instruction Scheduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches Hiroyuki TOMIYAMA Tohru ISHIHARA Akihiko INOUE Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2621-2629 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Compiler Keyword: compiler optimization, instruction scheduling, low power, caches,
	Summary \| Full Text:PDF (765.8KB)

Soft-Core Processor Architecture for Embedded System Design Eko Fajar NURPRASETYO Akihiko INOUE Hiroyuki TOMIYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/09/20 Vol. E81-C No. 9 pp. 1416-1423 Type of Manuscript: Special Section PAPER (Special Issue on Novel VLSI Processor Architectures) Category: Keyword: scalable processor, datapath width, memory,
	Summary \| Full Text:PDF (757.9KB)

Embedded System Cost Optimization via Data Path Width Adjustment Barry SHACKLEFORD Mitsuhiro YASUDA Etsuko OKUSHI Hisao KOIZUMI Hiroyuki TOMIYAMA Akihiko INOUE Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1997/10/20 Vol. E80-D No. 10 pp. 974-981 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: High Level Synthesis Keyword: embedded systems, system on chip, CPU, memory,
	Summary \| Full Text:PDF (758.4KB)

Satsuki: An Integrated Processor Synthesis and Compiler Generation System Barry SHACKLEFORD Mitsuhiro YASUDA Etsuko OKUSHI Hisao KOIZUMI Hiroyuki TOMIYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/10/20 Vol. E79-D No. 10 pp. 1373-1381 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: Hardware-Software Codesign Keyword: computer aided design, system design, processor design, compiler generation,
	Summary \| Full Text:PDF (905.6KB)