IEICE SEARCH SYSTEM

Hiroto YASUURA

Short Term Cell-Flipping Technique for Mitigating SNM Degradation Due to NBTI Yuji KUNITAKE Toshinori SATO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2011/04/01 Vol. E94-C No. 4 pp. 520-529 Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration) Category: Keyword: NBTI, SRAM, static noise margin, stress probability, register file, cache memory,
	Summary \| Full Text:PDF (1.2MB)

Enhancements of a Circuit-Level Timing Speculation Technique and Their Evaluations Using a Co-simulation Environment Yuji KUNITAKE Kazuhiro MIMA Toshinori SATO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/04/01 Vol. E92-C No. 4 pp. 483-491 Type of Manuscript: Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era) Category: Keyword: worst-case design, timing error, co-simulation, parameter variation,
	Summary \| Full Text:PDF (819.4KB)

A Multi-Application Smart Card System with Authentic Post-Issuance Program Modification Mohammad Mesbah UDDIN Yasunobu NOHARA Daisuke IKEDA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/01/01 Vol. E91-A No. 1 pp. 229-235 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Implementation Keyword: smart cards, cryptographic protocols for smart cards, multi-application smart cards, security, authentication,
	Summary \| Full Text:PDF (738.4KB)

FOREWORD Hiroto YASUURA Shoji KAWAHITO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2005/08/01 Vol. E88-C No. 8 pp. 1704-1704 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF (57.3KB)

Bitwidth Optimization for Low Power Digital FIR Filter Design Kosuke TARUMI Akihiko HYODO Masanori MUROYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2005/04/01 Vol. E88-A No. 4 pp. 869-875 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 17th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: low power design, bitwidth optimization, digital FIR filter,
	Summary \| Full Text:PDF (525.5KB)

A Power Reduction Scheme for Data Buses by Dynamic Detection of Active Bits Masanori MUROYAMA Akihiko HYODO Takanori OKUMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2004/04/01 Vol. E87-C No. 4 pp. 598-605 Type of Manuscript: Special Section PAPER (Special Section on Low-Power System LSI, IP and Related Technologies) Category: Keyword: active bit, low power, datapath, data bus, dynamic,
	Summary \| Full Text:PDF (418.1KB)

Power Analysis and Estimation for SOC Design: Techniques and Tools Yun CAO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/02/01 Vol. E87-A No. 2 pp. 410-416 Type of Manuscript: REVIEW PAPER Category: VLSI Design Technology and CAD Keyword: low power, SOC, power analysis, power estimation,
	Summary \| Full Text:PDF (248.4KB)

Leakage Power Reduction for Battery-Operated Portable Systems Yun CAO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/12/01 Vol. E86-A No. 12 pp. 3200-3203 Type of Manuscript: Special Section LETTER (Special Section on VLSI Design and CAD Algorithms) Category: Power Optimization Keyword: bitwidth optimization, leakage power reduction, dynamic power reduction,
	Summary \| Full Text:PDF (317.5KB)

Variable Pipeline Depth Processor for Energy Efficient Systems Akihiko HYODO Masanori MUROYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/12/01 Vol. E86-A No. 12 pp. 2983-2990 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Power Optimization Keyword: energy efficient design, variable pipeline depth, dynamic pipeline and voltage scaling, optimal pipelining,
	Summary \| Full Text:PDF (1.9MB)

Routing Methodology for Minimizing Crosstalk in SoC Takashi YAMADA Atsushi SAKAI Yoshifumi MATSUSHITA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/09/01 Vol. E86-A No. 9 pp. 2347-2356 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: SoC, signal integrity, crosstalk, interconnect, timing analysis,
	Summary \| Full Text:PDF (1.8MB)

Pre-Route Power Analysis Techniques for SoC Takashi YAMADA Takeshi SAKAMOTO Shinji FURUICHI Mamoru MUKUNO Yoshifumi MATSUSHITA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/03/01 Vol. E86-A No. 3 pp. 686-692 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: SoC, power analysis, gate-level, custom wire load model,
	Summary \| Full Text:PDF (765.4KB)

Low-Power Architecture of a Digital Matched Filter for Direct-Sequence Spread-Spectrum Systems Takashi YAMADA Shoji GOTO Norihisa TAKAYAMA Yoshifumi MATSUSHITA Yasoo HARADA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/01/01 Vol. E86-C No. 1 pp. 79-88 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: matched filter, spread-spectrum, WCDMA, VLSI, low power,
	Summary \| Full Text:PDF (990KB)

Quality-Driven Design for Video Applications Yun CAO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/12/01 Vol. E85-A No. 12 pp. 2568-2576 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Design Methodology Keyword: quality-driven design, variable analysis, design reuse, application-specific optimization,
	Summary \| Full Text:PDF (738.8KB)

Memory Organization for Low-Energy Processor-Based Application-Specific Systems Yun CAO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2002/08/01 Vol. E85-C No. 8 pp. 1616-1624 Type of Manuscript: PAPER Category: Optoelectronics Keyword: low energy, memory organization, variable analysis, application-specific system,
	Summary \| Full Text:PDF (582.4KB)

Optimization of Test Accesses with a Combined BIST and External Test Scheme Makoto SUGIHARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/11/01 Vol. E84-A No. 11 pp. 2731-2738 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Test Keyword: test time, BIST, external test, CBET, test scheduling, test access, test bus, external pins,
	Summary \| Full Text:PDF (722.2KB)

Towards the System LSI Design Technology Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/01/01 Vol. E84-A No. 1 pp. 91-97 Type of Manuscript: INVITED PAPER (Special Section on the 10th Anniversary of the IEICE Transactions of Fundamentals: "Last Decade and 21st Century") Category: Keyword: system LSI, system on a chip, embedded system, soft-core processor,
	Summary \| Full Text:PDF (379.4KB)

Synthesis of Minimum-Cost Multilevel Logic Networks via Genetic Algorithm Barry SHACKLEFORD Etsuko OKUSHI Mitsuhiro YASUDA Hisao KOIZUMI Katsuhiko SEO Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/12/20 Vol. E83-A No. 12 pp. 2528-2537 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis Keyword: genetic algorithm, logic synthesis, hardware acceleration,
	Summary \| Full Text:PDF (1.1MB)

System LSI Design Methods for Low Power LSIs Hiroto YASUURA Tohru ISHIHARA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/02/20 Vol. E83-C No. 2 pp. 143-152 Type of Manuscript: INVITED PAPER (Special Issue on Low-Power High-Speed CMOS LSI Technologies) Category: Keyword: low power design, system level, optimization, hardware/software codesign,
	Summary \| Full Text:PDF (805.4KB)

A Memory Power Optimization Technique for Application Specific Embedded Systems Tohru ISHIHARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/11/20 Vol. E82-A No. 11 pp. 2366-2374 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: low power design, hardware/software codesign, memory, embedded system,
	Summary \| Full Text:PDF (1.3MB)

FOREWORD Hiroto YASUURA Mitsumasa KOYANAGI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/11/20 Vol. E82-A No. 11 pp. 2317-2317 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF (203.4KB)

Language and Compiler for Optimizing Datapath Widths of Embedded Systems Akihiko INOUE Hiroyuki TOMIYAMA Takanori OKUMA Hiroyuki KANBARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2595-2604 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Co-design Keyword: embedded system design, hardware/software codesign, retargetable compiler,
	Summary \| Full Text:PDF (903.3KB)

A Test Methodology for Core-Based System LSIs Makoto SUGIHARA Hiroshi DATE Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2640-2645 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Test Keyword: testing time, core-based system LSI, BIST, external testing,
	Summary \| Full Text:PDF (586.5KB)

Instruction Scheduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches Hiroyuki TOMIYAMA Tohru ISHIHARA Akihiko INOUE Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2621-2629 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Compiler Keyword: compiler optimization, instruction scheduling, low power, caches,
	Summary \| Full Text:PDF (765.8KB)

Program Slicing on VHDL Descriptions and Its Evaluation Shigeru ICHINOSE Mizuho IWAIHARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2585-2594 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Design Reuse Keyword: hardware description language, VHDL, program slicing, design reuse, component extraction,
	Summary \| Full Text:PDF (856.8KB)

Module Selection Using Manufacturing Information Hiroyuki TOMIYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1998/12/20 Vol. E81-A No. 12 pp. 2576-2584 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-level Synthesis Keyword: high-level synthesis, module selection, manufacturability, yield,
	Summary \| Full Text:PDF (799.7KB)

Soft-Core Processor Architecture for Embedded System Design Eko Fajar NURPRASETYO Akihiko INOUE Hiroyuki TOMIYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/09/20 Vol. E81-C No. 9 pp. 1416-1423 Type of Manuscript: Special Section PAPER (Special Issue on Novel VLSI Processor Architectures) Category: Keyword: scalable processor, datapath width, memory,
	Summary \| Full Text:PDF (757.9KB)

Programmable Power Management Architecture for Power Reduction Tohru ISHIHARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1998/09/20 Vol. E81-C No. 9 pp. 1473-1480 Type of Manuscript: Special Section PAPER (Special Issue on Novel VLSI Processor Architectures) Category: Keyword: low power design, power management, CMOS VLSI processor,
	Summary \| Full Text:PDF (680.6KB)

Embedded System Cost Optimization via Data Path Width Adjustment Barry SHACKLEFORD Mitsuhiro YASUDA Etsuko OKUSHI Hisao KOIZUMI Hiroyuki TOMIYAMA Akihiko INOUE Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1997/10/20 Vol. E80-D No. 10 pp. 974-981 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: High Level Synthesis Keyword: embedded systems, system on chip, CPU, memory,
	Summary \| Full Text:PDF (758.4KB)

Experimental Analysis of Power Estimation Models of CMOS VLSI Circuits Tohru ISHIHARA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1997/03/20 Vol. E80-A No. 3 pp. 480-486 Type of Manuscript: Special Section PAPER (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems) Category: Keyword: CMOS VLSI circuits, low power design, power estimation,
	Summary \| Full Text:PDF (521.4KB)

Satsuki: An Integrated Processor Synthesis and Compiler Generation System Barry SHACKLEFORD Mitsuhiro YASUDA Etsuko OKUSHI Hisao KOIZUMI Hiroyuki TOMIYAMA Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/10/20 Vol. E79-D No. 10 pp. 1373-1381 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: Hardware-Software Codesign Keyword: computer aided design, system design, processor design, compiler generation,
	Summary \| Full Text:PDF (905.6KB)

FOREWORD Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/10/20 Vol. E79-D No. 10 pp. 1371-1372 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF (109.9KB)

FOREWORD Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1995/03/20 Vol. E78-D No. 3 pp. 197-198 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF (103.2KB)

A Proposal for a Co-design Method in Control Systems Using Combination of Models Hisao KOIZUMI Katsuhiko SEO Fumio SUZUKI Yoshisuke OHTSURU Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1995/03/20 Vol. E78-D No. 3 pp. 237-247 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: System Design Keyword: co-design, modeling, virtual instrument, replacement method,
	Summary \| Full Text:PDF (979.8KB)

COACH:A Computer Aided Design Tool for Computer Architects Hiroki AKABOSHI Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1993/10/20 Vol. E76-A No. 10 pp. 1760-1769 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: computer aided design, computer architecture design, performance evaluation, compiler generation,
	Summary \| Full Text:PDF (766.9KB)

A Language for Designing Module Generators Vasily G. MOSHNYAGA Keikichi TAMARU Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1993/09/20 Vol. E76-D No. 9 pp. 1066-1074 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: Hardware Design Languages Keyword: module generator, hardware disign language,
	Summary \| Full Text:PDF (724.4KB)

FOREWORD Hiroto YASUURA
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1993/09/20 Vol. E76-D No. 9 pp. 989-990 Type of Manuscript: FOREWORD Category: Keyword:
	Summary \| Full Text:PDF (96.1KB)

A Bit-Parallel Block-Parallel Functional Memory Type Parallel Processor Architecture Kazutoshi KOBAYASHI Keikichi TAMARU Hiroto YASUURA Hidetoshi ONODERA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1993/07/20 Vol. E76-C No. 7 pp. 1151-1158 Type of Manuscript: Special Section PAPER (Special Issue on New Architecture LSIs) Category: Memory-Based Parallel Processor Architectures Keyword: parallel processor, memory-based simple structure, logical and arithmetic operations,
	Summary \| Full Text:PDF (736.4KB)

Extraction of Behavioral Descriptions from Synchronous Sequential Circuits Masahiko OHMURA Hiroto YASUURA Keikichi TAMARU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1992/10/20 Vol. E75-A No. 10 pp. 1239-1246 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: behavioral extraction, logic verification,
	Summary \| Full Text:PDF (581.5KB)

An Architecture for FFT Butterfly Computation with Merged Core Multiplication technique Farhad Fuad ISLAM Hiroto YASUURA Keikichi TAMARU
Publication: IEICE TRANSACTIONS (1976-1990) Publication Date: 1990/11/20 Vol. E73-E No. 11 pp. 1810-1812 Type of Manuscript: Special Section LETTER (Special Issue on 1990 Autumn Natl. Conv. IEICE) Category: Signals, Circuits and Images Keyword:
	Summary \| Full Text:PDF (180.5KB)