|
|
Dongju LI
|
A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing Hsuan-Chun LIAO
Mochamad ASRI
Tsuyoshi ISSHIKI
Dongju LI
Hiroaki KUNIEDA
|
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2012/12/01
Vol. E95-A
No. 12
pp. 2373-2383
Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: High-Level Synthesis and System-Level Design Keyword: ASIP,
image processing,
|
| |
Summary |
Full Text:PDF
(2.8MB)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Memory Sharing Processor Array (MSPA) Architecture Dongju LI
Hiroaki KUNIEDA
|
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1996/12/20
Vol. E79-A
No. 12
pp. 2086-2096
Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Keyword: processor array,
data-path synthesis,
systolic array,
|
| |
Summary |
Full Text:PDF
(835.6KB)
|
|
|
|