Claudia FEREGRINO-URIBE


Design and Implementation of a Non-pipelined MD5 Hardware Architecture Using a New Functional Description
Ignacio ALGREDO-BADILLO Claudia FEREGRINO-URIBE Rene CUMPLIDO Miguel MORALES-SANDOVAL 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2008/10/01
Vol. E91-D  No. 10  pp. 2519-2523
Type of Manuscript:  LETTER
Category: VLSI Systems
Keyword: 
MD5 algorithmhardware designFPGA implementationhardware architectures
 Summary | Full Text:PDF(643.1KB)